Lecture Notes

^{On} Digital Electronics & Microprocessor

Handwritten



Prepared By

Tilu Behera

Lecturer in Electronics

Number System

A number system is simply a way to count.
The most commonly used number systems are:O Decimal number system
(ii) Binany number system
(iii) octal number system
(iv) Hexadecimal number system.

Base/Radix

The base/readix of a number system is defined as the number of different digits

- A number Bystom with base or radix r will have r number of different digits from $0 \rightarrow (r-1)$.

- The number system is represented by Nb. where N-Number b - base on radix.

Decimal Number System

- This System has base '10'. - It has 10 distinct symbols (0,1,2,3,4,5,6,7,8,9) ex - (498)₁₀ > Here 4 is the most significant digit (MSD) 4 8 is the least Significant digit (LSD)

Binary Number System

- It has base 2.

- It has two base numbers 0 and 1. There, have numbers are called Bits.
- In binary number system, group of 4 bits is known as Nibble & group of Eight bits is known as Byte.

A bits = 1 Nibble, 8 bits = 1 Byte

- ex = 1011 (1011 MSB - MSB - MSB - MSB Bit MSB LSB LSB LSB - Least significant Bit

(

Octal Number system

- It has a base of 8.
- It posses 8 distinct symbols (0,1,2,3,9,5,6,7)

ex - (274)8

Hexadecimal Number System

- The base for this system is 16

- This number system contains numeric digits (0,1,2,-...9) & alphabets (A, B, C, D, E & F) both so this is an Alphanumeric number system.
- Michophocesson deals with instructions is data that use hexadecimal number system for programming purpose.

Conversion

Decimal to Binary

ex converst (57), to Binary equivalent.

$$2 | 57 \\
2 | 28 - 1 \\
2 | 14 - 0 (111001)_{2} \\
2 | 7 - 0 \\
2 | 3 - 1 \\
1 - 1 \\$$

Binary to Decimal

ex convert (10110)2 +0 Decimal equivalent.

$$\frac{10110}{1010} = 1 \times 2^{4} + 0 \times 2^{3} + 1 \times 2^{2} + 1 \times 2^{1} + 0 \times 2^{0}$$

= 1 × 16 + 0×8 + 1 × 4 + 1 × 2 + 0 × 1
= 16 + 0 + 4 + 2 + 0
= 22

ex convert (13.125), to its binary equivalent.

$$2 | 3
2 | 3
2 | 3
- 1
2 | 3
- 0
1
- 1
(1 | 10 |)
$$\frac{x 2}{0.250} \\ \frac{x 2}{0.50} \\ (.001) \\ \frac{x 2}{1.0} \\ \frac{x$$$$

(13.125)10 = (1101.001)2

ex

Convert
$$(10111.101)_{2}$$
 to its decimal equivalent.
 $(10111.101)_{2} = 1 \times 2^{4} + 0 \times 2^{3} + 1 \times 2^{2} + 1 \times 2^{0} + 1 \times 2^{-1} + 0 \times 2^{-2} + 1 \times 2^{-3}$
 $= 1 \times 16 + 0 + 1 \times 4 + 1 \times 2 + 1 \times 1 + 1 \times \frac{1}{2} + 0 + 1 \times \frac{1}{8}$
 $= 16 + 4 + 2 + 1 + 0.5 + 0.125$
 $= 23.625$
 $(10111.101)_{2} = (23.625)_{10}$

Decimal to octal

es convert (259)10 to octal equivalent.

$$8 \boxed{259}{8 \boxed{32} - 3}$$
 (403)
 $4 - 0$

 $\begin{array}{rcl} 0 & (125)_{8} & (125)$

Decimal to Hexadecimal

ex convert (487), to its Hexadecimal equivalent.

$$16|487$$

 $16|30| -7$
 $1 - E^{+}$
 $(|E7)_{16} \text{ or } (|E7)_{H}$

Hexadecimal to Decimal

e convert (286), to its decimal equivalent.

$$(2B6)_{16} = 2 \times 16^2 + B \times 16^1 + 6 \times 16^6$$

= 2 × 256 + 11 × 16 + 6 × 1
= 512 + 176 + 6
= 594

Binary to octal

Convert (10110111)₂ to its octal equivalent.
Note
– group 3 bit from LSB towards MSB.

- Add 'D' at the MSB which is short of J.

- write its octal equivalent.

Binary	octal		
0	0		
1	1		
10	2		
1 1	3		
100	4		
101	5		
110	6		
111	7		

In

$$Ans (10110111)_2 \rightarrow O10110111 \\ (10110111)_2 \rightarrow O10110111 \\ 2 6 7$$

(10110111)2 = (267)8

Octal to Binary

- Represent 3 bit binany equivalent of Octal number individually

ex

convert (153), to its binary equivalent.

 $\begin{array}{c} 1 5 3 \\ \checkmark \downarrow \downarrow \\ 001 \ 101 \ 011 \\ (153)_{g} = (001101011)_{2} \ 0R \ (1101011)_{2} \end{array}$

Binany to Hexadecimal

- Combine 4 bit from LSB to MSB & add as many O to MSB as Short of 4.

- write its binary enviragent.

Bmany	Hexadecimal
0 1 10 10 10 10 10 10 10 10 10	DI23456789ABUDEF

ex convert (10111010110110), to its Hexadecimal equivalent. 1 1 2 E B 6 $(10111010110110)_{2} = (2EB6)_{16} \text{ or } (2EB6)_{H}$ Hexadecimal to Binary - write 4 bit binary equivalent of Hexadecimal number individually. er convert (7BF)16 to its binany equivalent. 7BF ↓↓ >) 0111 1011 1111 $(7BF)_{16} = (0111011111)_2 \text{ or } (111011111)_2$ octal to Hexadecimal - convert octal to its binary equivalent. - convert binary to its thexa decimal equivalent Hexadecimal to octal - convert Hexadecimal to its binary equivalent. - convert binary to its octal equivalent. ex convert (3754), to its Hexadecimal emivalent 3754 011111101100 7 E C 4477 011 111 101 100 (3754)8 = (7EC)

Binary Addition 0 +0 = 0 0+1=1 1 + 0 = 1 1+1=10 or 0 with 1 carry. ♀ Add (1011)2 号 (1100)2 carry -> 0 1011 + 1100 ex Add (101101)2 & (001110)2 00 101101 + 001110 111011 Binary Subtraction 0-0 = 0 (1 is borrowed & 0 becomes 10) 0-1=1 1-0=1 1-1=0 Subtract (112 from (100)2 S 200 001 ex Submact (100!), from (1100), 1100 - 1001 DOII

Binary Multiplication OXO = 0 OXI = O 1 XO = 0 (× 1 = 1 Multiply (110)2 & (11)2 ex 110 U<u>0</u>11 10010 Multiply (1011), & (101), ex 1011 0 1 0 1 1 1011--Binary Division Divide (11000), by (1000), ex 1000 11000 11 1000 Divide (1111000)2 by (100)2 ex 100 1111000 11110 100 100 100 000

Binary	Decimal
0	0
١	1
ιO	2
11	3
100	4
101	5
110	6
1.1.1	7
1000	8
1001	9
1010	10
] 0 1	, II
1100	12
1 1 0 1	13
1110	14
1111	15

1's complement.

- 1's complement of a binary number is obtained by changing 0 to 1 & 1 to 0.
- The complemented value represents the negative of the orriginal number.

 e_x Find is complement representation of 101101 101101 $010010 \leftarrow 1's$ Complement e_x Find is complement of 100001 100001 $011110 \leftarrow 1's$ complement.

2's Complement

- Find 1's complement, then add 1 to the 1's complement.

I Find 2's complement of 1010.

$$1010$$

$$1^{3} \text{ complement} \rightarrow 0101$$

$$-+ 1$$

$$2^{3} \text{ complement} \rightarrow 0110$$

ex Find 2's complement of 101101.

$$1's complement -> 0 | 00 | 0$$

-+ 1
2's complement -> 0 | 00 | 0

- A negative number can be converted into a positive number by finding its 2's complement.

- The MSB on the left most bit indicates the sign. If it is 'I' the number is negative & if 'o' the number is positive.

ex Represent -6 in 2's complement form.

Binary equivalent of
$$6 \rightarrow 00000110$$

1's complement $\rightarrow 11111001$
 $+ 1$
 1111010

$$\begin{array}{r} \underbrace{e^{x}}_{1} \text{ Represent } -45 \quad \text{in } 2's \quad \text{complement } -6\pi\text{m} \\ \text{Binary equivalent of } 6 \rightarrow 00101101 \\ 1's \quad \text{complement } \rightarrow 11010010 \\ \underbrace{-+ \quad 1}_{11010011} \end{array}$$

10)

Subtraction in 2's complement method

Ignore if canny occur. - If MSB of result is 1 then it is a negative number & It MSB it o then it is a positive number. 2's complement of result gives the original number if regult is negative. = Subtract & from 9 wing 2's complement in 8-bit. 9-8 = 2 9 -> 00001001 Bmany of 8 -> 00001000 1's complement -> (1 1 1 0 1) 1 + 2's complement -> 11111000 0000 Binany 17 9 -> 00001001 2'S complement of 8 -> + 11111000 (anny 1 (ignore) MSB>0 tve number result -> (00000001), i.e. (1), ex subtract 18 from 13 using 2's complement 13-18= 2 Bmany of 18 -> 00010010 1's Complement -) 11101101 2's complement 11101110 0 D Binary of 13 -) 00001101 2's complement of 18 +11101110 0111011 MSB-) 1 i.e Negative number

(1)

$$\frac{1}{1} \frac{1}{1} \frac{1}$$

weighted Binary Codes

In weighted codes, for each position, there is specific weight attached.

Binany Coded Decimal CBCD


- In this code, each digit of a decimal number is represented by binary equivalent.
- It is a 4-bit binary code.
- It is also known as '8-4-2-1 code' on simply 'BCD code'. - It is a weighted code system.
- ex Express (943), in BCD or 8421 code.

9	4	3	
1	1	1	(100101000011) BCD
1001	0100	0011	

BCD (8421)	Binary	Decimal
0000	0000	0
0001	0001	1
0010	0010	2
0011	0011	3
0100	0100	4
0101	0101	·5
0110	DIID	6
0111	0111.	7
1000	1000	૪
1001	1001	9
0000 0000	1010	10
00010001	1011	1 1
00010010	1100	12
00010011	1101	13
00010100	1110	14
00010101	1111	15

ex convert (00110010.10010100) BCD to its decimal equivalent

Express (214.83) to its BCD equivalent.



Non-weighted codes

In non-weighted code, there is no positional weighted, i.e. each position within the binary number is not assigned a prefixed value.

Excess-3 code

In excess-3 (XS-3) code three (3) is added to each decimal digit before converting it into equivalent binary. - Each 4 bit group in excess-3 code is equal to a specific decimal digit.

Desi mal 0 1 2 3 4 5 6 7 8 9	Excess-3 code 0011 0100 0101 0110 0111 1000 1001 1010 1011 1000	Binary 0000 0001 0010 0010 0100 0101 0110 0110 0111 1000 1001
10 11 12 13 14 15		

١	2	9
+ 3	+ 3	+ 3
4	5	12
\checkmark	1	Ţ
0100	0101	1100

Gray Codes

Decimal	Binary	Gizay codes
0	0000	0000
1	0001	0001
2	0010	0011
3	0011	0010
4	0100	0110
5	0101	· 0111
6	0110	0101
7	0111	0100
8	1000	1100
q	1001	1101
10	1010	1111
11	1011	. 111.0
12	1100	1010
13	1101	1011
14	1110	1001
15		1000

Binary to Gray Conversion

- MSB in the gray code is same as corresponding digit in binary number.
- Starting from 'left to Right', add each adjacent pairs of binary bits to get next gray code bit, discarding the Carry.

ex convert (10010)2 to gray code.

Circay to Binary Conversion

- MSB of Binary is same as that of gray code.
- Add each binany bit to the gray code bit of the next adjacent position to get next bit of the binary number, discarding the carry.

envert (11011) Gray to Binary code.

$$\begin{array}{c} MSB \rightarrow \textcircled{\ } \textcircled{\ } \textcircled{\ } \textcircled{\ } \begin{array}{c} 1 & 0 & 1 & 1 \\ \hline & 1 & 1 & 1 \\ \hline & 1 & 1 & 1 \\ \hline & 1 & 1 & 1 \\ \hline & MSB \rightarrow \textcircled{\ } \textcircled{\ } \begin{array}{c} 0 & 0 & 1 & 1 \\ \hline & 0 & 0 & 1 & 0 \\ \hline & 0 & 0 & 1 & 0 \\ \hline \end{array} \end{array} \rightarrow \begin{array}{c} GRay \\ GR$$

(11011) cirray = (10010)2

ex convert (1001 1011) array to Binary code.

Error Detecting Code

- as a unit & moves from one unit to another.
- to another or to an artitumetic unit, an error may occur.
- If a task of performing addition of 01001101& 11000111 is required & when the device thansfer these words from memory, it may possible that error in 3rd bit of first word can occur as 01101101. This will result in an error in the addition.
- For detecting such ennors, a method called 'Parity' is used.

Parity

- For detecting such error, an additional bit known as parify bit is added with the number.
- For odd parity, this parity bit is set to 1 so that the sum of bits in the number is odd.
- For even parity, the adding of the parity bit to the group of bits produce an even number of 1's.

Decimal	BCD code	Even parity	Odd partity
0	0000	Ø	1
1	0001	1	0
2	0010	١	0
3	0011	0	I
4	0100	١	D
م	0101	U	L L
6	0110	O A	١
7	0111	ι	D
8	1000	I	0
9	1001	D	L

(17)


. .

Logic chates

Basic Crater	Universal Gate	Special purpose Grate
NOT	NAND	EX-OR (XOR)
AND	NOR	EX-NOR (XNOR)
OR		

NOT Gate


- The NOT gate has a single input variable and a single output variable. - The NOT operation is also referred to as 'INVERSION' or
- COMPLEMENTATION .
- Thus its output logic level is always opposite to the logic level of its input.



AND Crate


12)

- The AND gate can have two one more inputs but only one output.
- If all the inputs on any of the input is 'O', the output is 'O'. The output is '1' only when all the inputs are '1'.




1	Inp	ut	output
1	A	в	Y
	0	0	0
	0	1.	0
	11	0	0
	1	۱	

(Truth Table)




OR nate

- The OR gate can have two on more inputs but only one output - If all the inputs on any of the input is '1' the output it high OR'1'. If all the inputs are low or '0' then output is '0'.



(Logic Symbol)




(Swithing Circuit)


- The logical expression is Y = A + B

NAND Grate

- It may have two on more inputs but only one output.
- The NAND Gate is a AND Gate followed by NOT Gate. It is a NOT-AND ODERATION
- The output is I when either one of the input or when both the inputs are at logic o'
- The NAND gate output is exactly inverse of the AND gate. (Truth Table)



- The logical expression is (Y = A.B)




(Switching Circlait)


(19)


NOR Grate

- It may have two or more input and an output.
- · A NOR gade is a combination of OR gate & NOT crate . It is a NOT-OR Operation.
- The output is '1' only if all the inputs are at logic 'o'.



(Logic Symbol)







- (Switching Circuit)
- The logical expression is Y = A+B

EX-OR Gate

- It is a two input single output logic gate.
- output is high or'1' only when only one of its inputs is high (1). - It is also known as 'stair case switch'.



(Logic symbol)




(Switching circuit)


- (Truth Table)
- Logical Expression is (Y = A D B)
- ABB = AB + AB

EXNOR hate

- It is a two input and one output logic circuit.
- output is 'I' only when both the inputs are same.
- It is also called gate of equivalence or 'coincidence logic'.



A B Y 0 0 1 0 1 0 1 0 0 1 1 1 (Truth Table)





- Logical Expression is Y = AOB


- $A \odot B = A \cdot B + \overline{A} \cdot \overline{B}$


Realization of logic gates using universal gate (NAND, NOR) Not gate realization Y = Â Using NAND : using NOR : ____Y = Ā

AND gate realization










ex realize AB+CD using logic gates.



,

Boolean Algebra

of elements 0 & 1, are called logical operations or logic functions.

- The algebra used to symbolically represent the logic function is Called Boolean algebra.

- Boolean algebra is a system of mathematic logic for the analysis & designing of digital system.

AND operation

 $A \cdot A = A$ $A \cdot 0 = 0$ $A \cdot 1 = A$ $A \cdot \overline{A} = 0$

or operation

A t A = A A t O = A A t I = 1 A t A = 1

NOT Operation

 $\overline{A} = A$ $\overline{1} = 0$ $\overline{0} = 1$

Laws of Boolean Algebra

Commutative Laws (i) A + B = B + A (ii) A · B = B · A Associative Laws

() (A+B) + C = A + (B+c)

 $(i) (A \cdot B) \cdot C = A \cdot CB \cdot C)$

Distributive Lews

ACB+c) = AB+Ac
 A + BC = (A+B) (A+C)
 Idempotence law

Absorption Law

(i) A + AB = A(1+B) = A

(I) A(A+B) = A

Involutionary law

$$\overline{A} = (A')' = A$$

De Morigan's Theorem

(2) The complement of the product of variables is equal to the sum of their individual complements.

 $\overline{A \cdot B} = \overline{A} + \overline{B}$

(ii) The complement of a sum of variables is equal to the product of their individual complements.

A+B = A.B

Transposition Theorem AB + AC = (A + C)(A + B) Proof RHS = (A + C)(A + B) = AA + AC + AB + BC = O + AC + AB + BC (A + A) = AB + ABC + AC + ACB= AB + AC = LHS

Proof of Demoizgan's Law

										5.5
Γ	A	B	Ā	ß	A·B	A.B	A+B	A+B	A+B	A·B
F								0	1	
	0	0	1		O	١	1		0	0
	0	L	1	0	0	1	1	1 '		
	-		· ·						0	
	1	σ	0		0	1		1		
	1	I	0	0		0	0	1	0	0
		•								

Simplification of logic expression using Boolean algebra !

45 Solve the following
(c)
$$x \cdot x \cdot \gamma + x \cdot Y \cdot \gamma + Y \cdot \overline{Y} \cdot x \cdot X$$

(i) $A \cdot \overline{B} + \overline{A} \cdot B + A \cdot B + \overline{A} \cdot \overline{B}$
(ii) $(\overline{A} + \overline{B}) \cdot A \overline{B} C$
(iv) $P + \overline{P} \otimes \overline{R} + \overline{A} + \overline{P}$
(iv) $\overline{x \cdot Y + x \cdot Y^2} + x \cdot (Y + X \cdot \overline{Y})$
Ans
(i) $x \cdot x \cdot \gamma + x \cdot Y \cdot Y + Y \cdot \overline{Y} \cdot X \cdot X$
 $= x \gamma + x \gamma + 0$ ($x \cdot X = x, Y \cdot Y = Y, Y \cdot \overline{Y} = 0$)
 $= x \gamma$ ($x Y + x Y = x Y$)
(ii) $A \cdot \overline{B} + \overline{A} \cdot B + A \cdot B + \overline{A} \cdot \overline{B}$
 $= A (\overline{B} + B) + \overline{A} (C + \overline{B})$
 $= A \cdot (\overline{B} + \overline{A}) + \overline{A} - (C + \overline{B})$
 $= A + \overline{A}$ ($A \cdot (1 = A)$)
 $= 1$
(iii) ($\overline{A} + \overline{B}$) $A \cdot \overline{B} \cdot C$
 $= A + A \overline{B} \cdot C$ ($\overline{A} \cdot A = 0, \overline{B} \cdot \overline{B} = B$)
 $= A \cdot \overline{B} \cdot C$
 $= A + \overline{A} - (A - 1) - (\overline{B} + \overline{B}) = B)$
 $= A \cdot \overline{B} \cdot C$

Canonical form

All the terms contain all the variables either in complementary or in uncomplementary form.

♀ f(A,B,C) = ABC + ABC + ABC

Minterm

Minteen is a product term, it contains all the variables either Complementary or uncomplementary form for that combination the function output must be '1'.

- In minterns we assign 'I' to each uncomplemented variable & 'o' to each complemented variable.

Maxterin

Maxterim is a sum terim, it contains all the variables either complementary or uncomplementarily form for that combination the function output must be 0.

- In maxtering we assign 'o' to each uncomplemented variable & 1 to each complemented variable.

в	C	Minterm	Maxterm
0	0	$m_0 = \overline{A}\overline{B}\overline{C}$	Mo = A + B + C
0	۱	m1 = ABC	$M_1 = A + B + \tilde{c}$
١	0	m2 = ABC	$M_2 = A + B + C$
١	1	m3 = ABC	$M_3 = A + \overline{B} + \overline{C}$
0	0	ma = ABC	$M_4 = \overline{A} + B + C$
0	١	m5 = ABC	M5 = A+B+C
١	0	m6 = ABE	$M_6 = \overline{A} + \overline{B} + C$
١	۱	my = ABC	My = A+B+C
		0 0	$\begin{array}{cccccccccccccccccccccccccccccccccccc$

Sum of Product form (SOP)

- The SOP expression usually takes the form of two-or more variables ANDed together.
- SOP forms are used to write logical expression for the output becoming logic '1'.

Notation:

$$P(A,B,C) = Em(3,5,6,7)$$

$$Y = m_3 + m_5 + m_6 + m_7$$

$$Y = \overline{A}BC + A\overline{B}C + AB\overline{C} + AB\overline{C}$$

Product of sum form (POS)

The POS expression usually takes the form of two or more ORed Variables within parentheses, ANDed with two or more such terms.
 POS forms are used to write logical expression for output.

becoming logic 'o'.

$$f(A,B,C) = \pi M(O,1,2,4)$$

$$Y = M_0 \times M_1 \times M_2 \times M_3$$

$$Y = (A+B+C)(A+B+C)(A+B+C)(A+B+C)$$

Standard Sum of product form - It is also called canonical SOP form. $\stackrel{\text{ex}}{}$ Y = A + BZ. Represent in canonical form Y = A + BZ = A(B+B)(c+Z) + BZ(A+A) = ABC + ABZ + ABZ + ABZ + ABZ + ABZ = ABC + ABZ + ABZ + ABZ + ABZ = ABC + ABC + ABZ + ABZ + ABZ = ABC + ABC + ABZ + ABZ + ABZ = ABC + ABC + ABZ + ABZ + ABZ = ABC + ABC + ABZ + ABZ + ABZ = ABC + ABC + ABZ + ABZ + ABZ = ABC + ABC + ABZ + ABZ + ABZ = ABC + ABC + ABZ + ABZ + ABZ = ABC + ABZ + ABZ + ABZ + ABZ = ABC + ABZ + ABZ + ABZ + ABZ = ABC + ABZ + ABZ + ABZ + ABZ = ABC + ABZ + ABZ + ABZ + ABZ = ABC + ABZ + ABZ + ABZ + ABZ = ABC + ABZ + ABZ + ABZ + ABZ = ABC + ABZ + ABZ + ABZ + ABZ = ABC + ABZ + ABZ + ABZ + ABZ = ABC + ABZ + ABZ + ABZ + ABZ = ABC + ABZ + ABZ + ABZ + ABZ = ABC + ABZ + ABZ + ABZ + ABZ = ABC + ABZ + ABZ + ABZ + ABZ = ABC + ABZ + ABZ + ABZ + ABZ + ABZ = ABC + ABZ + ABZ + ABZ + ABZ + ABZ = ABC + ABZ + ABZ + ABZ + ABZ + ABZ = ABC + ABZ + ABZ + ABZ + ABZ + ABZ = ABC + ABZ + ABZ + ABZ + ABZ + ABZ = ABC + ABZ + ABZ + ABZ + ABZ + ABZ = ABC + ABZ + ABZ + ABZ + ABZ + ABZ = ABC + ABZ + ABZ + ABZ + ABZ + ABZ = (A + B + Z)(A + B + C)(A + B + C)(A + B + C) = (A + B + Z)(A + B + Z)(A + B + C)(A + B + C)(A + B + Z)

28)

Karenaugh Map (K-Map)

The karrnaugh map is a graphical method which provides a systematic method for simplifying the Bookean expressions

- In this technique, the information contained in a truth table or available in sop or PDS form is represented on K-map.
- In n-variable k-map there are 2ⁿ cells.
- circoy code has been used for the identification of cells.

Two variable K-map

- Four cells. B B A B O 1	A B O I
$\overline{A} \leftarrow 0 m_0 m_1$ $A \leftarrow 1 m_2 m_3$	A to Mo MI
(for SOP)	$\overline{A} \leftarrow 1 \qquad M_2 \qquad M_3$ (For POS)

Three variable K-map

- Eight cells. BC BC BC ΒĒ A BC TO 1 î 1 01 11 10 A 4 0 m₃ mo m, m2 $A \leftarrow I$ me ma m m

(For s	SOPI
--------	------

25


Btc Btc Btc Btc A BC T T T 1 10 00 11 10 M, M3 M_2 Ato Mol A<1 M4 M5 MT MG (FOR POS)

Four variable K-map

- Sixteen cells

			CD	CD	CD	CD	
	4	1BP	100	个 01	Î	↑ 10	
ÂĠ			mo	m,	mz	m ₂	
ĀB	÷	01	M	m5	mz	mb	
AB	÷	11	m12	m ₁₃	m15	MIA	
AB	←	10	mg	mg	ار ر	mio	
				•	1		

(FOR SOP)



Simplification of logical functions using K-map


Simplification of logical functions with k-map is based on the Preinciple of combining terms in adjacent cells.


woping


- The expression for output Y can be simplified by properly combining those calls in the K-map which contains '1's for SOP or O's for POS. The process of combining these 1's or b's is called looping.
- circoups are made up of 2,4,8,16 & So on.
- By folding K-map over its edges, the number of i's or O's overlapping forms the group.

looping groups of two (pairs)


Looping a pair of adjacent 1's in a k-map eliminates the variable that appears in complemented & uncomplemented form.














Looping groups of four (Quads)


Looping a quad of 1's eliminates those two variables that appears in both complemented & uncomplemented form.





















• • • • • • • •


Looping groups of eight (octets)


cooping an octet of 1's eliminates those three variables that appear in both complemented & uncomplemented form.











simplification rules

- construct the K-map & place 1's in those cells corresponding to the 1's in the truth table.
- Examine the map for adjacent 1's & loop those 1's which are not adjacent to any other 1's.
- Look for those 1's which are adjacent to only one other 1 . Loop any pair containing such a 1.
- LOOP any octet even it contains some 1's that have already been looped.
- Loop any guad that contains one on more 1's which have not already been looped, making sure to use the minimum no. of loops.
- LOOP any pairs necessary to include any 1's that have not yet been LOOPED, making sure to use the minimum numbers of LOOPS.
- 35 Form the OR sum of all the terms generated by each loop.

Implicant

Implicant is a product term on the given function, for that combination the function output must be 1.


Prime Implicant (PI)

Preime implicant is a smallest possible product term on the given function, removing any one of the literal from which is not possible.


Essential Przime Implicant (EPI)

Essential przime implicant is a przime implicant, it must cover atleast one minterm, which is not covered by any other przime implicant.

Prime implicant.



Ans



Implicant = total no. of 1 = 5

Implicant = ABC, ABC, ABC, ABC, ABC

00

Prime Implicant = AB, AZ, AB, BZ

Essential Prime Implicant = AB, AB

Don't Care condition

- Some logic circuits can be designed so that there are certain input combinations for which there are no specified output levels, usually because these input combinations will never occure.
- So a circuit designer is free to make the output for any 'don't care' condition either a 'd' or '1' in order to produce the simplest output expression.
- It is denoted as 'd' or 'x'.
- Mapping of don't care is not compulsory.

ex solve the following


① In terms of SOP & don't care conditions.

 $f(A,B,C,D) = \sum (1,3,7,11,15) + d(0,2,5)$


(i) In terems of POS & don't care conditions

 $P(A,B,C,D) = \pi M(A,5,6,7,8,12), d(1,2,3,9,11,14)$ Solution

(i) $f(A,B,(,D) = \sum_{m} (1,3,7,11,15) + d(0,2,5)$




 $Y = \overline{A}D + cD$



Ex Solve the following function using K-map & realise the reduced Function using (i) NAND gates (ii) NOR gates


(i) $F = \leq m(0, 1, 4, 5, 12, 13, 8, 9, 2, 6, 14)$



 $Y = \overline{C} + \overline{A}\overline{D} + \overline{B}\overline{D}$


For NAND gate realization, we use $\overline{\overline{A}} = A$

Y	2	$\overline{C} + \overline{A}\overline{D} + \overline{B}\overline{D}$
	۴	Ē. A.D. BD
	=	C. A.D. B.D




(ii)






 $Y = (\overline{c} + \overline{D}) \cdot (\overline{A} + B + \overline{c})$ $= \underbrace{\overline{(\overline{c} + \overline{D})} \cdot (\overline{A} + B + \overline{c})}_{\overline{(\overline{c} + \overline{D})} + (\overline{\overline{A} + B + \overline{c}})}$




I simplify the Boolean function, F = Em (1, 2, 4, 5, 6,7).



36)

Combinational Logic crizcuit

- A combinational circuit consists of an interconnection of logic gates, whose outputs at any instant of time are determined from Present combination of inputs only.
- The combinational circuit do not use any memory. The previous state of input does not have any effect on the present state of the circuit.
- " The combinational circuit can have an 'n' number of inputs and 'm' numbers of outputs.




combinational crizauit design

- () Identify numbers of inputs & outputs.
- (i) Construct truth table.
- (ii) Write output logical expression.
- W minimize logical expression.
- (Implement logic circuit.

Half Adder


- The half adder is an arithmetic circuit used to perform the addition of two single bits.
- Two input variables to the half adder designate the augend & addend bits and the Output variables produce the sum & carry.




Treath Table


Jubi	uts	outputs		
A	в	S	C	
Ø	0	O	0	
0	١	1	0	
١	0	1	0	
I	ι	0	1	

The logical expression for S&C is obtaind using K-map. Sum (S)







Logic diagram




Half Adden using NAND gates only :-






Full Adder

- A Full adder is a combinational Circuit that performs the arithmetic Sum of three input bits. It consists of three input variables designated by augend, addend & the carry bit. The two output variables produce the sum & carry.
- The third input c represents the carry from the previous lower significant position.




Truth Table

INT	out s	1	000	t put	1
A.,	ß	Cin	S	Cous	
0	Q	O	0	U	
0	0	١	1	Ø	
0	١.,	O	1	0	
0	١	١	0	١	
1	0	0	1	0	
1	О	1	D	ι	
1	• 1	0	0	1	
1	۱	1	1	١	





Logic diagram



carry (Cous)

 $cow = \overline{ABC} + A\overline{BC} + AB\overline{C} + AB\overline{C}$ $= C(\overline{AB} + A\overline{B}) + AB(\overline{C} + C)$ $= C(A\overline{B}B) + AB$






Full Subtractor

· A full Subtractor is an arithmetic circuit which performs a Subtraction between two bits taking into account that a 'I' may have been borrowed by a lower significant stage.


- A full subtractor has three inputs & two outputs.




Truth Table


1,	nput		1	Ou	tput	
A	B	с		d	b	
0	0	O		0	Ø	
0	0	١		١	١	
0	ι	С		1	١	
0	١	I		0	I	
1	0	0		1	0	
11	σ	١		0	0	
1	t	0		0	0	
١	١	1		1	1	

Difference (d)




 $d = ABC + \overline{ABC} + ABC + \overline{ABC}$ = $\overline{B}(A\overline{C} + \overline{AC}) + B(AC + \overline{AC})$ = $\overline{B}(A\overline{D}C) + B(\overline{A}\overline{D}C)$ = $A\overline{D}B\overline{D}C$





Multiplexer (MUX)


- It is a combinational circuit that selects binary information from one of many input lines and directs it to single output line.
- The selection of a panticular input line is controlled by a set of selection lines.
- There are 2ⁿ mput lines & n selection lines.
- Multiplexer is also known as Data selector, many to one creauit, universal logic converter, parallel to serial converter.



 $M \rightarrow$ Total no. of data input $n \rightarrow$ Number. of selection lines

4x1 Multiplexer


- Each of the four inputs $J_0, J_1, J_2 & J_3$ are applied to the input of MUX & logic levels applied to the selection lines $S_0 & S_1$.



(Block Diagram)

Function Table

S ₁	S2	Y	- 88 c	
0	0 . 1	1 ₀ 1,	20 - y	$Y = \overline{S}_1 \overline{S}_0 I_0 + \overline{S}_1 S_0 I_1 + S_1 \overline{S}_0 I_2 + S_1 S_0 I_3$
1	0	12 13	<u>]</u>	




Demuliplexer (DENUX)

- A demultiplexer is a combinational circuit that receives information on a single line & transmits this on one of 2ⁿ possible output lines.
- The selection of a specific output line is controlled by the bit values of n selection lines.
- Demultiplexere is also known as data distributor, servial to Parallel converter, one to many circuit.
- It is used to percharm the revense operation of MUX.

1×4 Demux


Two selection lines so & Si enable only one gate at a time of the data appearing on the input line will pass through the selected gate to the associated output line.



Fundion Table


S	So	Y3	Y2	۲,	Yo
0	0	0	Ο	0	I
0	1	0	0	1	0
1	D	0	I	0	0
1	۱	I	D	0	0

LOGIC Diagram




Encodera


- It has 2" input lines & n autput lines.
- out of 2ⁿ input lines only one is activated at a given time & produces an n-bit output code, depending upon which input is activated.



Encoder is used to convert other codes to binary 1. Octal to binary encoder (8×3 line) 2. Decimal to BCD encoder (10×4 line) 3. Hexadecimal to binary encoder (16×4 line) Decimal to BCD Encoder


-It has ten inputs (0 to 9), & four outputs corresponding to BCD codes.





Lq	ĺş	Îą	ſ	1 ₅	I4	î,	ſ2	1,	1,	Y3	Y2	Y,	Y.
0	0	D	0	O	0	D	0	0	1	0	0	0	0
D	Ο	0	0	0	0	D	0	١	0	0	0	0	1
0	0	O	0	0	0	ο	١	Ø	0	0	0	١	D
D	0	0	0	0	0	١	O	0	D	0	0	١	1.
Ø	0	0	0	0	١	ο	0	0	0	0	l	0	0
0	0	D	0	١	0	0	0	0	D	0	١	0	١
0	0	0	I	0	0	a	0	0	0	0	l	ι	D
0	0	1	0	O	0	D	0	0	D	0	١	l	١
		, O	D	0	0	0	0	U	0	1	0	0	D
0	١	-				0	0	0	0		D	D)
15	0	0	0	0	0	0			<u> </u>				


 $Y_{0} = I_{1} + I_{2} + I_{5} + I_{7} + I_{9}$ $Y_{1} = I_{2} + I_{3} + I_{6} + I_{7}$ $Y_{2} = I_{9} + I_{5} + I_{6} + I_{7}$ $Y_{3} = I_{8} + I_{9}$



Decoder

18)


- It is a combinational logic circuit that converts binary information from 'n' bit input lines to a maximum 2ⁿ unique output lines - only one output line is activated for each one of possible combinations of input.
 - Decoders are wed to convert !-
 - 1. Binary to octal (3×8 decoder)
 - 2. Binary to Hexadecimal (4×16 decoder)
 - 3. BCD to decimal (4x10 decoder)



Truth Table

									1.	1
A	в	С	Y٥	Y,	Y2	Y3	Y ₄	Y5	YG	Υ ₁
Ø	0	Ο	1	10	0	Ø	D	υ	D	D
0	0	1	Ö	ι	D	0	0	0	0	U
0	١	D	0	σ	١	υ	0	0	D	0
0	١	1	0	О	υ	١	Ю	0	D	D
1	0	0	0	υ	0	D	1	0	0	0
11	0	1	0	Ο	O	0	0	1	0	0
ι	١	D	0	0	0	Ú	D	0	ł	0
11	١	١	0	O	D	0	Ο	0	0	1

Logic Diagram



(3×8 Decoder)

2. bit magnitude comparator


- A comparator used to compare two binary numbers, each of two bits is called a 2-bit magnitude comparator.


- It consists of four inputs & three outputs to generate less than, equal to, & greater than between two binary numbers.




Trauth Table

	Input				output			
A 1	Ao	в,	Bo	A <b< td=""><td>A=B</td><td>A>B</td></b<>	A=B	A>B		
υ	D	D	D	ο	١	O		
0	0	D	١	1	ο	0		
0	0	١	D	1	Ю	b		
0	0	١	t	1	0	D		
0	ι	0	D	0	0			
0	- 1	0	١	D	1	0		
0	1	l	0	1	0	0		
0	ι	t	I	1	0	0		
1	o	0	D	0	0			
1	о	0	١	0	0	1		
1	ο	۱	0	0	1	0		
1	o	۱	١	ι	0	0		
1	١	ο	0	0	0	1		
1	I	0	۱	0	0	1		
1	I	I	O	0	0	1		
1	١	1	I	O	١	0		








Sequential Logic circuit

- In a sequential circuit, the output is dependent upon the present inputs as well as the past inputs & outputs.
- The sequential circuits include the memory elements, which store the past inputs & outputs.
- All the sequential circuits are clocked circuits that is all Sequential circuits work with a clock pulse.
- In sequential circuit the output is a function of the present inputs as well as the past inputs & outputs.



decides the amount of time required to get the output.

Difference between combinational & sequential circuit

Combinational circuits	Sequential Crecuits
- owputs depend only on przesent inputs .	- Outputs depend on both present inputs and present.
- Memory elements are not required.	- Memory elements are required.
- clock signal is not required.	- Clock signal is nequired.
- Feedback path is not present.	- Feedback path is present.
- combinational circuits are	- Sequential circuits are slower.
faster. They are easy to design.	- They are difficult to design.

 The sequential circuits are classified as synchronous sequential Circuits & a synchronous sequential circuits depending on the timing of their signals.

Synchronous Sequential circuit


- The change in input signals can affect memory element upon activation of clock signals.
- The maximum operational Speed of clock depends on time delays involved.
- In this circuit, memory elements are 'clocked flip-flops'.
- It is easier to design.
- It is generally 'edge traiggened'.

Asynchronous Sequential Circuit

- The change in input signals can affect memory element at any instant of time.
- Because of absence of clock, this circuit can operate faster than synchronous circuit.
- In this circuit, memory elements are either unclocked flip flops ore time delay elements.
- Mone difficult to design.
- It is generically level trziggered.

Clock Signal

clock Signal is a periodic Signal & its ON time & OFF time need not be the same we can represent the clock signal as a square wave, when both its ON time & OFF time are same.



In this case, the time period will be equal to either twice of on time or twice of OFF time.

- . The neciprocal of the time perziod of clock signal is known at the frequency of the clock signal.
- All the sequential circuits are operated with clock signal. So, the Frequency at which the sequentral circuits can be operated accordingly the clock signal frequency has to be chosen.

Types of Traiggering

- level thiggering
- · Edge traggering

Level thriggering

There are two levels, namely logic high & logic low in clock Signal following are the two types of level traggering.

- positive level triggering
- Negative level traggering

positive level traggering: If the sequentral circuit is operated with the clock signal when it is in logic high, then that type of traggering is known as positive level traggering.



Negative level traggering: - If the sequentral circuit is operated with the clock signal when it is in logic low, then that type of traggering is known as negative level traggering.



Edge triggering

There are two types of transitions that occur in the clock signal. That means, the clock signal transitions either from logic low to logic high (or) logic high to logic low.


- There are two types of edge traggering based on the transitions of Clock signal.
- positive edge traggering
- Negative edge traggering

Positive edge traggering: If the sequential circuit is operated with the Clock signal that is transitioning from logic low to logic high, then that type of traggering is known as positive edge traggering. It is also called as raising edge traggering.



Negative edge transgering; If the sequential circuit is operated with the clock signal that is transitioning from logic high to logic low, then that type of transgering is known as negative edge transgering. It is also called as falling edge transgering.


FUFL



Truth Table

CLOCK	S	P	Qn+,	State
0	×	×	Qn	
1	0	0	Qn	Hold
1	0	ι	0	Reset
1	١	0	1	Set
1	I	1	×	Invalid

Clocked S-R Flip Flop with preset & clear.




- when preset=0 & clear=1, then the output of Gates is 1 & that of Chate-2 is 0, which is independent of inputs S&R, and the flip-flop is set.

- when preset=1 & clear=0, then the output of Gate-2 is 1 which makes the output of Gate-1 is 0 (i.e. Q=0), which is independent of inputs S&R, and the flip flop is rejet.

- When preset=1 & clean=1, then outputs of Grate-1 & Crate-2 depend on other inputs. For normal operation, preset & clean are connected to logic 1.
- when presed = 0 & clear = 0, then outputs of Gate-1 & Gate-2 try to be come 1. Here, the uncertain State occurs & hence, preset = 0 & clear = 0 is not used.


	[Output	
	TUP			
S	R	Preset	Qntl	
×	×	0	١	١
×	×	1	٥	ο
0	0	1	J	Qn
0	١	1	1	0
1	ο	1	1	١
T	1	Ι	I	Invalid



(symbol)

(Truth Table)

JK Flip Flop wing S.R flip.flop



- The uncertainty in the state of an S-R flipflop when S=R=1 (an be eliminated by converting it into a J-K flip-flop.

11	2 n puts		puts	Inputs to SR		out put
2	к	Qn	ā,	S	R	Qnti
0	0	Ø	I	0	0	0101
0	0	۱	ο	0	0	1 2 ~ ″
1	0	0	1	ı	Q	121
1	0	1	0	ο	0	151
0	1	0	1	0	0	020
0	1	1	0	0	ι	0] -
1		0	1	1	6	1 Jan
1,	1	1	o	0	ι	osa


Trush Table of JK Flipflop

ſ	CLOCK	J	к	Qn+1	
	υ	×	×	Qn	-> memorzy
	1	0	D	Qn	> Hold
	1	0	١	0	-) Reset
	ι	1	D	11	-> Set
	Ι	1	1	ହି,) -> Toggie


Race Arround Condition

- If output at the FlipFlop is toggled more than once for one clock completion then it is known as Race around condition or Racing.
- SR & D Flip Flops are free from reare condition.
- Edge traggering is also free from rare condition.
- Race condition may be occurred only in level traggering JK or T-Flip Flops.
- To avoid race condition, there are two methods :-
- 1) To maintain tow < tod (FF) < T [T time period, tow pulse width]
- 2 Master Slave J-K Flip Aop

T - time period , tpw - pulse width] tpd(ff) - Propagation delay of FF



- The output of second S-R Firpflop is given to the input of the first SR flip-flop through AND gate.
- The clock is directly applied to the first S-R Flip Flop after the NOT is applied to the second SR. Flip Flop.
- when Clock = 1, the first Flip Flop is enabled & the second flip Flop is disabled.
- Since the second Flip Flop is draabled, the output cannot be Changed during the clock, which is the input fore the firest flip flop. Hence, inputs are not changed during the clock of the problem of reace-around condition is resolved.
- when clock = 0, the first flip flop is disabled & the second Flip-flop is enabled. The output of first flip-flop is the input for the Second Flip-flop.
- The first fip flop is known as Master & the second is known as Slave.




(logic Diagram)

0

D - FITP Flop

It has only one input referenced to as D-input on data input.



Truth Table


ſ	Clock	D	Qnti
ţ	0	×	Rn
	1	0	0
	1	1	1

- The input data appears at the output at the end of the clock pulse. Thus the transfer of data from the input to the output is delayed & hence the name delay (D) Flip Flop.

T-FIIP Flop

- In a J-K FIIP Flop, if J=K, the resulting Flip Flop is referred to as a T-type Flip flop.

- It has only one input, referred to as T-input.



Truth Table

CLOCK	Т	Qnti
0	×	Qn
١	0	Qn
1	1	Q n

- The designation T comes from the ability of the flip flop to Toggle or change state.

Applications of Flip-Flops

- (2) Servial & parallel data storage
- Data transfer
- (iii) Servial to parallel converter
- (iv) parallel to servial converter
- V Latch
- (Vi) counters
- (Vii) Frequency division

Modulus of a counter

- Modulus counter or simply MOD counter are defined based on the number of states that the counter will sequence through before returning back to its original value.
- ex-a 2-bit counter that counts from 002 to 112 in brany has a modulus value of 4 (00 → 01 → 10 → 11). Therefore if is called a modulo-q or mod-q counter.
- Mod-K up counter can count K number of states from o to K-1.


Difference between Synchronous counter & Asynchronous counter

Synchronous Counter	Asynchronous Counter
1. All the flipflops are traggened	1. Different FlipFlops are traggered
Simultaneously with the same clock.	With different Clock.
2. Operation is faster.	2. Operation is slower.
3. Any required Sequence can be	3. Will operate only in a fixed
designed.	count sequence.
A Designing is complex as the	9. Designing is easy even for more
number of States increases.	number of states.
5. ex- Ring counter, Johnson counter	5. ex-Ripple UP counter, Ripple DOWN counter.

4-bit Asynchronous Counter

- It consists of a series connection of complementing J-K flip-flops, with the output of each flipflop connected to the clock pulse input of the next higher order flipflop.

- The flip flop holding the LSB receives the incoming clock pulses.



Operation

D Here negative edge traggering is applied. So Flip Flops change their State on the negative going edge of clock pulse.

Note that all the flip flops are considered in toggled mode.
 Ro will change its state in every clock pulse.
 Q₁ will change its State when Q₀ will change from 1 to 0.
 Q₂ will change its State when Q₁ will change from 1 to 0.
 Q₃ will change its state when Q₂ will change from 1 to 0.

1

Trugh Table


Clock	Q3	Q2	Q,	Q.	
σ	0	0	0	0	1
1	ο	0	0	۱.	
2	0	0	I	0	
2 3 4	0	0	1	l	1
4	0	ŀ	0	0	1
5	0	l	. O	١	ų.
6	0	1	l	0	1
7	0	1	1	1	1 i
8	1	D	D	0	
9	1	0	0	l	
10	I	0	l	Ο	1
11	1	0	t	1	, i d
12		١	O	0	
13	1	, , I	0	I	
14	1	1	1	0	
15	١	I		· 1	6.

- Initially all flip flops are set to zero.

- The maximum possible state = 2⁴ = 16 (from 0 to 15) - If the input clock frequency is f then the output frequency is f/16.

- It is a 4 bit up counter, which counts from 0 to 15.


- FOR 4 bit down counter, positive edge triggering is applied & clock is given from Q (or) negative edge triggering is applied & clock is given from Q.
- Four bit down counter counts from 15 to 0.



Timing Diagram

Asynchronous Decade counter

- Here the total number of flip flops required is 4, thus the number of used State=10 & the number of unused State=6.
- CLR is used to clear the flip flop i.e O.
- In order to design a non-binary decade counter a logic gate is used which detects 10 state from 0000 to 1001 & as soon as 1010 appears it clears all the flip-flops.




Truth Table


			•			
[Clock	Q3	Q 2	a,	Qo	
F	0	0	0	Ø	0 1	
	١	0	D	Ð	I	
	2	0	Ο	١	D	$ \rangle \rangle$
	2_ 3	D	0	1	I	$ \rangle$
	4	0	١	D	D	
	5	0	ι,	Ο	L	
	6	O	I	l	O	
	F	0	ι	١	١	
	8	1.	0	D	0	
	9	1	O	U	١	
	10	I	υ	P	0	ľ


4-bit Synchronous Counter


- In Synchronous Counter all the flipflofs given clock Simultaneously.

D.	Present State Next State . Flip Flop Inputs														
	Present State				Next State				l						
Q3	Q2	α,	Q.	Q3	Q_2'	Q'	Q.'	J.	K.	J, 1	K,	J2	K2	J3	K3
0	Ο	0	0	0	0	0	ι	ι	x	0 3	×	σ	×	0	×
0	0	0	1	0	0	١	0	×	١	1)	X	ο	×	0	×
υ	Ю	1	0	0	0	ł	1	۱	×	×	0	ο	×	0	×
0	0	1	I	0	I	0	0	×	۱	×	1	١	×	0	×
0	ι	0	0	0	١	0	1	I	×	0 >	×	×	0	0	×
0	I	D	1	0	١	1	D	×	1	. ()	×	×	D	0	×
0	. 1	J	0	0	-1	1	۱	L I	×	×	D	×	D	0	X
0	1	1	1	T	0	O	0	×	١	×	1	×	۱	١	×
	D	0	0	1	0	D	. 1	1	×	0	×	0	×	×	ο
	0	0	1	ι	0	t	0	×	١	1.	×	0	×	×	0
	0	L L	0	1	σ	۱	I	1	X	×	σ	0	×	×	0
		ı I	1	. 1	1	O	0	x	١	×	۱	۱	×	×	0
	0				T	0	1	١	×	0	×	×	σ	X	υ
1	1	D	0			1	0	×	1	1	×	×	0	×	0
L.	l	D	-1				1	1	×	,	0			x	0
1	١	1	Ο	1	١							X	0		
1	١	١	I	0	0	0	0	×	١	×	1	×	١	X	1
0	D	D	D	and the		,				() #					













e 1. -


and the











CIOCK

60

(Logic Diagram)

Registers

- A register is a digital circuit with two basic functions i.e. data Storage & data movement.
- It is basically a group of flip-flops logically connected to perform various functions.
- To store a group of N-bit word, the number of flip-flops required is N (one for each bit).
- A register is a group of binary Storage cells suitable for holding binarry information. In addition to the firp-flops, a register may have combinational gales that perform certain data processing tasks. Thus a register consists of a group of flip-flops & gates that effect their transition.

Shift Register


- A register capable of shifting the binary information entered into it from an external binary Bource is called the shift register.
- It is a sequential circuit mainly used to store or shift binary data either to the right or to the left.
- All flipflops receive a common clock pulse which causes shift from one state to the next.
- In shift register each clockpulse shifts the contents of register one bit position to the reight or left.

Classification of shift Registers

- () Servial IN, Servial OUT shift register (SISO)
- (i) Serial IN, Panallel OUT shift register (SIPD)
- Darallel IN, Serial OUT Shift register (PISO)
- (Parallel IN, Parallel OUT Shift Register CPIPO)
 - IN Input OUT - Output


(Senial IN Senial OUT shift register (SISO)

- The service IN Service OUT shift register accepts the data servicely, one bit at a time on a single input line. It produces the stored binary information on its single output line in service form.



- Let the binary information 1101 is applied to the input. - Since shift register is reset, so initially all the flip-flop outputs are zero i.e. 0000.
- Data 1101 is applied to the input line. Therefore in the right Shift SISO register, LSB data is applied at the MSB FF (D3)


1-



- In 'n' bit register, to enter in bit data, it requires in clock pulses in serial form.
- If n' bit data is storred in SISO register then output is taken Senially, for this it requires (n-1) clock pulses.
- SISO register is used to provide a clock pulses delay to the input data.

(i) Servial IN Parallel OUT Shift register (SIPO)

- In this shift register, data is entered in Serial form but output is taken in parallel form Therefore, once the data is stored each bit is available on its respective output lines simultaneously.




Clock.

	Input	Data	1101	·					CLOCK	
					0	D	D	0	0	→ Initially
<u>k</u>					١	0	υ	0	I	
					0	t	0	0	2	
					ι	0	ι	D	3	
					L	0 1	ο	1	4	

- for storing n-bit servial input data number of clock pulses required = n.
- For N-bit parallel output data to be storred the number of clock pulses required = 0.

(ii) Parallel IN Serial OUT Shift Register (PISO)


In PISO shift register the data bits are entered simultaneously into the respective flip flops and the shifted data is available at the output serially.



- when E is one' input data is given as when E is 'zero' output taken.
- To store parallel data of n-bit it requires 1 clock pulse.
- To stone serial output data of n-bit the no. of clock pulses required are (n-1).

(Parallel IN Parallel OUT shift register (PIPO)

- In this register the input is a parallel entry & the output is also taken simultaneouly.




Parallel output

- For parallel IN data the number of clock pulse required is 1 - For parallel OUT data the number of clock pulse required is 0

Microprocessor

Autmicroprocesson is a multiple purpose programmable clock driven, register based electronic device that reads binary instructions from memory, accepts binary data as input & processing this data according to the instructions written in the memory.

The microprocessor is capable of performing computing functions & making decisions to change the sequence of program execution. The microprocessor can be embedded in a larger system, & can function as the CPU of a computer called a microcomputer.



Input device is a device that transfers information from outside woreld to the computer example: Keyboard, mouse, microphone etc.
The output device transfers information from computer to the outside woreld like monitor, printers, speaker, projector etc.
Memory is an electronic medium that Stories binary information.

- CPU (Central processing unit) is the heard of computer Systems. The microprocessor in any microcomputer acts as a CPU. The CPU can be made up with ALU, CP, Registers.
- ALU is the group of circuits that performs arithmetic & logical operations.
- CU (control unit) is a group of circuits that provide timings & signals to all the operations in the computer & controls the data flow.

System Bus

A but is a group of wires/lines used to transfer data between components inside a computer or between computers. They are communication path used to carry the signals between microprocessor & peripherals.

The system bug of a microprocessor is of 3 types


1) Address Bus

- It is a group of lines that are used to send a memory address on a device address from the microprocessor unit (MPU) to the memory or the peripheral.
- The address bue is always uni-directional i.e. address always goes out of the microprocessor.
- If the address lines are n for a MPU then its addressing capacity is 2n.
- 2 Data Bus
- It is group of lines used to transfer data between the micropizocesson & percipherals and/on memory. - Data bus is always bi-directional.

3 control Bus

- control Bus provides signals to control the flow of data.

Anchitecture of 8085 Microprocessor



ALU

The anothmetic & logic unit, ALU, Performs anothere & logical operations such as Addition, subtraction, logical AND, OR, XOR, NOT, increament, decrement, left shift, rotate left, rotate right.

Timing & Control Unit

- The timing & control unit is a section of the CPU. It generates timing & control signals which are necessary for the execution of instructions.

- It controls data flow between CPU & peripherals.

- It controls the entire operations of the microprocessor & percipherals connected to it. Thus it is seen that the control unit of the CPU acts as the breach of the computer system.

Register

- Registers are used by the microprocessor for temporary storage & manipulation of data & instructions.
- 8085 microprocessor has the following registers:
- () one so bit accumulator i.e Register A
- (i) Six 8-bit general purpose registers These are B, C, D, E, H&L
- (ii) One 16-bit stack pointer, SP
- (iv) one 16-bit preogram counter, PC
- () Instruction register
- (Temporary register
- 8085 microprocessor also contains a set of five flipflops which serve as flags on status flags

Accumulator

52

- The accumulator is an 8-bit register assocrated with the ALU. The register A in the 8085 is an accumulator.
- It is used to hold one of the operands of an arithmetic or logical operation. It serves as one input to the ALV.
- The final result of an arithmetic or logical operation is placed in the accumulator.

General purpose Registers

- The 8085 micropizocessor contains six 8-bit general-purpose registers. They are B, C, D, E, H & L register.
- To hold 16-bit data a combination of 2 8-bit registers can be employed. The combination, of two 8-bit registers is known as a register-pair. The valid register pairs in the 8085 are B-C, D-E & H-L.
- The H-L pair is used to act as memory pointer & for this purpose it holds the 16-bit address of a memory location.

Program counter (PC)

- It is a 16-bit special purpose register. It is used to hold the memory address of the next instruction to be executed.
- The microprocessor incree ents the content of the program Counter during the execution of an instruction so that it Points to the address of the next instruction in the program at the end of the execution of an instruction.

Stack Pointer (SP)

- It is a 16-bit special purpose register. The stack is a sequence of memory locations set aside by a programmer to store/retrieve the contents of accumulation, flags, program counter & general purpose registers during the execution of a program. - The stack pointer (SP) controls addressing of the stack. The
- SP holds the address of the top element of data stored in the stack.

Instruction Register

- The instruction register holds the operation code on instruction code of the instruction which is being decoded & executed.

Temportary Register

- It is an 8-bit register associated with the ALV. It holds data during an arithmetic/logical operation.
- It is used by the microprocessor. It is not accessible to programmer.

Flags

- 8085 microprocessor contains five flip flops to serve as status flag.

Ga

- 1) Canney Flag (Cy)
- (2) Panity Flag (P)
- 3 Auxiliany Canny Flag (AC)
- (1) Zero Flag (Z)
- (5) Sign Flag (S)

() Carry Flag ((4)

- After the execution of an arithmetic instruction if a carry is produced, the carry flag Cy is Set to 1, otherwise it is 0. - After the addition of two 8-bit numbers, if the Sum is larger than 8-bits, a carry is produced & the carry flag is set to 1.

2 parity Flag (P)

- The parity flag p is set to 1, if the result of an arithmetic on logical operation contains even number of 1's. It is reset on 0, if the result contains odd number of 1's.


3 Auxiliary Corry flag (Ac)

- The auxiliary carry flag holds carry out of the bit number 4 to the bit number 5 resulting from the execution of an arithmetic operation.
- (a) zero Flag (z)

The zero Statue flag Z is set to 1, if the result of an anithmetic or logical operation is 0. If the result is not zero, the flag is set to 0


(5) Sign Flag (S)

The sign flag S is set to 1, if the result of an arrithmetic or logical operation is 0. If the result is positive, the sign flag is set to 0.



- There are 4 no. if is; P=1 (even no. of 1)

Pin Diagram



A8 - A15

These are address bus & are used for the most significant bits of the memory address on & bits of I/O address.

(7

8.1

ADo-AD7

These are time multiplexed address/data bus i.e they serve dual purpose. They are used for the least significant &-bits of the memory address on I/O address during the first clock cycle of a machine cycle. Again they are used for data during second & third clock cycles.

ALE (Address Latch Enable)

- It is an address later enable signal. It goes high during first clock cycle of a machine cycle & enables the lower 8-bits of the address to be latched. It goes low for data operation.

IO/M

- It is a status signal which distinguishes whether the address is for memory or 1/0.
- when it goes high, the address on the address bus is for an I/O device when it goes low, the address on the address bus is for a memory location.

So, SI

These are status signals sent by the microprocessor to distinguish the various types of operation.

S,	So	operation		
0	O	Halt		
0	1	write		
1	0	Read		
١	1	Fetch		

RD

(20)

when microprocesson reads data from a memory location on input device, it is called Read operation. RD is a signal sent by the microprocessor to the memory / input device to control Read operation when it goes low, the selected memory on input device is read.

WR

when microprocessor sends data to a memory location on an output device, it is called write operation. WR is a signal sent by the microprocessor to the memory/output device to control write operation. when it goes low, the data which is on the data bus, is written into the selected memory on sent to the output device. <u>READY</u>

- It is a signal sent by an input or output device to the microprocessor. This signal indicates that the input on output device is ready to Send or receive data.
- The microprocessor examines READY signal before it performs data transfer operation. A slow input or output device is connected to the microprocessor through READY line.
- when READY is high, it indicates that the input on output divice is ready to send on receive data when READY is Low, the microprocessore waits till READY becomes high. The microprocessor examines the status of READY signal in the second clock cycle of the machine cycle.

HOLD

- When another divice of the computer System, requires address & data buses for data transfer, it sends tIOLD Signal to the microprocessor. After receiving the HOLD request, the microprocessor sends out a HLDA (HOLD Acknowledge) Signal to the device.
- Then the microprocessor leaves the control over the buses as soon as the current machine cycle is completed. The microprocessor regains the control over the buses after the HOLD signal is removed.

HLDA

- It is a HOLD acknowledge signal sent out by the microprocessor after receiving the HOLD Signal. It is sent to the device which has issued the HOLD Signal. After the removal of the HOLD Signal, the HLDA goes low, and thereafter the microprocessor takes over the buses.

INTR

- It is an interrupt signal sent by an external device to the microprocessor. Through this line an external device informs microprocessor that it is ready to transfer data or to initiate Certain operation.
 - The 8085 microprocessor has 5 interrupt lines. The INTR is one of them when it goes high, the microprocessor suspends the execution of its normal sequence of instructions after completing the current instruction at hand, it attends the interrupting device.

INTA

It is an interrupt acknowledge Signal issued by the microprocessor after receiving an interrupt request from an external device. It is a low active Signal.

RST 5.5, 6.5, 7.5 & TRAP

These are interrupts. When an interrupt is recognised the next instruction is executed from a fixed location in the memory.

TRAP — 0029 RST 5.5 — 002C RST 6.5 — 0034 RST 7.5 — 003C

- The TRAP has the highest preionity among intercrupts. It is a nonmaskable interrupt.

RESET IN

It resets the program counter to zero. It also nesets interrupt enable & HLDA flipflops. It does not affect any other flag or register except the instruction register. The CPU is held in reset condition as long as RESET is applied.

RESET OUT

It indicates that the CPU is being reset.

22)

X, , X2 3 A state of the sta These are terminals to be connected to an external crystal oscillator which drives an internal circuitry of the microprocessor to produce a suitable clock for the operation of microprocessor. CLK It is a clock output for user, which can be used for other digital ICs. Its frequency is same at which processor operates. SID It is data line for serial input. This pin is used for receiving the data into microprocessor serially. in the second SOD It is a data line for servial output. This pin is used for sending the data from the microprocessor serially. Vcc +5 volts supply 112 . Vss Ground reference

STACK, STACK POINTER, STACK TOP

During the execution of a program sometimes it becomes necessary to save the contents of certain registers because the registers are required for some other operation.

- These contents are moved to certain memory watrons by PUSH operation. After completing the operations those contents which were saved in the memory are transferred back to the registers by POP operation.
- The memory locations kept for this purpose is called <u>stack</u>. Stack top :- The last memory location of the occupied portion of the Stack is called stack top. <u>Stack Pointer</u>:- A special purpose 16-bit register known as stack pointer holds the address of stack top.

· Data are stored in the stack on last-in-first-out (LIFO) principle.

- Push - To add an element to the stack.

- POP - To remove an element from the stack.

Internupt

When microprocessor receives any interrupt signal from percipherals Which are requesting its services, it stops its current execution & program control is transferred to a sub-routine by generating CALL signal & after executing sub-routine by generating RET Signal again program control is transferred to main program from where it had stopped.

Hatchware & Software interroupts.

- When microprocessors receive interrupt signals through Pins of microprocessor, they are known as <u>Hardware</u> interrupts.
 There are 5 Hardware interrupts in 8085 microprocessor. They are INTA, RST 7.5, RST 6.5, RST 5.5, TRAP.
- Software interrupts are those which are inserted in between the program which means these are mnemonics of microprocessor. - There are 8 software interrupts in 8085 microprocessor. They are RST 0, RST 1, RST 2, RST 3, RST 4, RST 5, RST 6, RST 7.

vectored & Non-vectored interrupts

- · vectorized interinupts are those which have fixed vector address & after executing these, program control is transferred to that address.
- . Non-vectoried interrupts are those in which vector address is not predefined. The interrupting device gives the address of sub-routine for these interrupts.
- INTR is the only non-vectored interrupt is 8085 microprocessor.

Maskable & NON maskable Interrrupts

maskable interrupts are those which can be disabled or ignored by the microprocessor. These interrupts are either edge-triggered on level-triggered, so they can be disabled.

l in th

- INTR, RST 7.5, RST 6.5, RST 5.5 are maskable interrupts in 8085 microprocessor.
- ignored by microprocessor.
- TRAP is a non-maskable interrupt. It consists of both level as well as edge traiggering.

Presoneity of Interrupts

TRAP RST 7.5 RST 6.5 RST 5.5 INTR Lowest

A rest of the order of the law rest to be added a second s

2/4/4 1 / 10 1 / 11 1 1 /

and a set of the construction of the second se

and the standard state of the standard state of the state

ž.

OPcode & Operand.

Each instruction contains two parts: operation code (opcode) & operand. opcode ! The first part of an instruction which specifies the task to be performed by the computer is called opcode.

and the state of t

n i paris de la la p

operand: The second part of the instruction is the data to be operated on, and it is called operand.

- The operand given in the instruction may be in various forms such as 8-bit on 16-bit data, 8-bit on 16-bit address, internal registeres or a register or memory location.
- In some instructions the operand is implicit.
- when operand is a register it is understood that the data is the content of the register. The second state training the state of the s

Instruction world size

According to the word Size the inter 8085 instructions are classified into 11.50 c 1 1 3 types: Harrs Hr , Hurre ; KE i i

1 - Byte instruction

2) 2-Byte instruction

3 3-Byte instruction The standard paral of a later of the second standard and the second standard st ALLA D. DIAM. MY

1) one-Byte instruction

4 1-Byte instruction includes the opcode & the operand in the same Byte.

ex MOV A, B

- copy the content of the B register in Accumulator.

ADD B

- Add the content of register B to the content of the accumulator. CMA
- Invert or complement each bit in the accumulator.

@ Two Byte instruction	\bullet $\tilde{\gamma}^{-1}$	· · · · / /
- In a two-byte instruction the 1st byte of the in	struction is its	opcode
& the and byte is either data or address.	1 1 1 1 1 1 1	k J
ex i i i i i i i i i i i i i i i i i i i	r.11	- 1-1 - 1 - 10 ² 6
MVI BLOS	T 1 1 1 1 2 2 2 1 1	(. (.))
move data 05 to register B	L di se di Le di	$1^{\pm 1}$ $3^{\pm 2}$ $F_{\pm 2}$
The manual manual is a second of the second	$r \in \mathcal{P}^{*(t_{3,1}, t_{3,1})}$	1 (co) - 3 [] <i>I</i> "
Accept data byte from an input device & place		11
3 Three Byte instruction	nt i il.	$\mathcal{D}(f)$
- In a three byte instruction the 1st byte of the opcode & the 2nd & 3rd bytes one either lich	instruction is	545
opcode & the 2nd & 3rd bytes are either 16-1	bit data or 16-t	or 1
	S Julian porta	
ех. L×I H, 2400H	t e gosta al la b e	an a
Load H-L pair with 2400H	78 Jul Same Ster	
LDA 2500H	e af tang tang	i X
Cret the Content of the memory location 25	500H LOTO accum	
The open of the open of the second second second	erst nont	$(1, 1) = 1 = \int \frac{d^2 f}{dt} \int d^$
		,
	1 15	1)/.1
such a such a strategies of the	[so (*s) [()]]	1901 ×
	с. Т.	$\dot{T} + \Lambda$
in the here in this is the a count of the	$\tilde{D} = \left\{ \begin{array}{cc} 1 & J \\ J & J \end{array} \right\} \left\{ \begin{array}{cc} 1 & J \\ J & J \end{array} \right\}$	$1 + \frac{1}{2} + \frac{1}{2}$
		A ta >
and all accounts and and a la	nori Treire de la	NI ST I
R. A.		

Instruction set of 8085

Data Transfer

Mov RI, R2

- move content of 12 register to 12, register.

MOV A, B [contents of register B moves to register A] - 1 Byte instruction.

1 1 1

Mov r, M

- Move content of memory to register π . $[\pi z] \leftarrow [[H-L]]$ = The content of the memorzy location, whose address is in

H-L pair, is moved to register r.

- 1-Byte instruction.

- move the content of register to memory.

[[H-L]] ← [rc]

ex mov m, c [moves content of register c to the memory location whose address is in H-L pair.]

MVI r, data - move immediate data to register. - It is a 2-Byte instruction. 1st Byte is Opcode, 2nd Byte is data.

MVIA, 15 [data 15 moves to register A)

MVJ M, data

- move immediate data to memory

- 2 Byte instruction.

MVI M. 50 [move 50 to memory location whose addrees it in the pairs]

ş. .

LXI Rp, data 16 bit

- Load 16-bit immediate data into register pair rp.

- If LXIH is mentioned, it denotes HL pairs.

- It is a 3-Byte instruction. 1st Byte is LXI H, 2nd Byte

is 20 & 3rd Byte is 50.

LDA address

The content of the memory location specified in the instruction

LDA 3020H [content of 3020 moves to Accumulatore]

- It is a 3 Byte instruction STA address

The content of the accumulator is stored in the memory weation -specified in the instruction.

= STA 6523H [Content of accumulator Store in 6523H] - It is a 3 Byte instruction.

LDAX RP

The content of the memory location, whose address is in the register pairs rep, is loaded into the accumulator.

E LDAX B [wood the content of the memory weation, whose address is in the B-c pair into the accumulator] - It is a 1-Byte instruction.

STAX RP

to cation whose memory address is in the register park rcp.

STAX D Estore the content of the accumulator in the memory location whose address is in DE pair]
 It is a 1-Byte instruction.
 Arcithmetre Greoup

11 · · · · · L.

91

ADD R

- The content of register is added to the content of the accumulator of the sum is placed in the accumulator.

ADD M

The content of memory location addressed by H-L pair. Is added to the content of the accumulator.

ADI data

The immediate data is added to the content of the accumulator. If ADI, 55H

- 2 Byte instruction

SUB R

- The content of register r is subtracted from the content of the accumulator. - The result is placed in the accumulator. SUJ data - The immediate data is subtracted from the content of the accumulator. The result is placed in the accumulator. INRR The content of register is more mented by one. $[r] \leftarrow [r] + 1$ INR M MILLING THE THE DAY IN MILLING 12 maple back The content of the monony location addressed by HL pair is incremented by one. [[H-L]] ← [[H-L]] + I DCRR with the local second s The content of negrister is decremented by one. DCR M The content of the memory location addressed by H-L pairs is decremented by one. INX RP The content of the negister pairs rep is incremented by one. DCX RP

The content of the register pair rp is decremented by one.

LOGICAL GROUP

ANA R

The content of negriter is AN Ded with the content of the accumulator & negult is placed in the accumulator.

ANJ data

The data is ANDed with the content of the accumulator. - 2 Byte instruction.

ORAR

The content of register is ored with the content of the accumulator.

ORI data

The data in the instruction is oped with the content of the accumulatorz.

en and the state of the state o

156 155

XRA R

The content of negister r is xored with the content of the accumulator.

CMC

The carry flag is complemented.

RLC


The content of the accumulator is notated left by one bit

RRC

The content of the accumulator is notated right by one bit.

RAR

The content of the accumulator is notated right one bit through carry



Branch Group

10 That and a to by

JNZ address

The program jumps to the instruction specified by the address, if the result is non-zerio

Contraction of the state of

hal frances

a phant perior or

1.11

1-1/114

JC address

The program jumps to the instruction specified by the address if there is a carry.

JNC address

The program jumps to the instruction specified by the address if there is no carry.

JZ address

The program jumps to the instruction specified by the address if the result is zero.

1

1117, 7.4.

Addressing mode

There are various techniques to specify data for instructions. These techniques are called addressing modes.

1. Direct addressing mode

2. Register addressing mode

3. Register indirect addressing mode

4. Immediate addressing mode

5. Implicit addressing mode

1. Direct Addressing mode

- In this mode of addressing the address of the openand is given in the instruction itself.

1.1 1 1 1

STA LOODH

[Store the content of the accumulator in the memory location 1000 H]

Mithaliporties Statist

2. Register Addressing mode

In negister addressing mode the operand is in one of the general purpose registers

E MOV A, B

[move the content of negrater B to negrater A]

3. Register indirect addressing mode

In thes mode of addressing the address of the operand is specified by a register pair.

MOV A, M

move the content of the memory location, whose address is in HL pair to the accumulator. 4. Immediate Addressing mode

In immediate addressing mode the operand is specified within the instruction itself.

- ₽× MVIA, 45 [move A5 to register A]

ADI 10 [Add 10 to the content of the accumulator]

5. Implicit Addressing mode (Implied Addressing mode) These instructions do not require the address or data. It is implied in the instruction itself.

CMC [complement the carry flag] [Rotate accumulator left through Garry] PAL the provide the second design of the second design

and a state of the second state of the second

the second se

The provide the second se

Instruction cycle

This is the time required by the microprocessor, to fetch & execute one complete instruction. The instruction cycle is in two parets:-1. Fetch cycle

2. Execute Cycle

Fetch cycle in the bit is the compared while a part of

- anters and a fast in + This is the time required by the microprocessor to fetch all bytes of an instruction.
- The length of the fetch cycle is thus determined by the no. of bytes in an instruction.

Execution cycle

MARINA DA DE CARA MARINE DA LA MARINE DE LA This is the time required by the microprocessor to execute a fetched instruction. and suger the well's fifth in the in

T-State

A T-state is one clock cycle of the microprocessor.


T = clock period = 1/clock frequency Machine cycle

It is the time required by the microprocessor doing one operation & accessing one byte from the external module (memory or I/0) Timing Dragram

Opcode Tetch

- This cycle is used to fetch the opcode from the memory.
- This is the 1st machine cycle of every instruction.
- It is generally of 4T states but for some instruction it is GT. During TI
- AIS-AS contains the higher byte of the address (PCH) - AS ALE is high ADZ-ADO contains the lower byte of the address (PCL) - Since it is an opcode fetch cycle, S, & So go high - Since it is a memory operation IO/M goes low. During T2
- As ALE goes low address is removed from ADZ-ADO. - As RD goes low, data appears on ADZ-ADO During T3
- Data remains on AD7-AD0 till RD is low. During Tq
- Ty State is used by the microprocessor to decode the opcode.

operation	I0/M	RO	WR	S,	So	T-state
Opcode Fetch	O	D	1	1	1	4/6
Memory Read	0	0	1	l	0	3
Memory write	0	1	0	Ο	I	3
ID Read	4	O	t ¹	4	0	3
I 6 write	1 1	1	0	0	1	3



Memory Read

- This cycle is used to fetch one byte from the memory.
- This cycle can be used to fetch the operand bytes of an instruction or any data from the memory
- It requires 3T states.

During T,


- A15 - AS Contains the higher byte of the address (PCH) - AS ALE is high, ADZ-ADO contains the lower byte of the address (PCL). - Since it is a memory Read cycle, S, goes high & so goes low.

1)

- Bince it is a memory operation, JO/M goes Low.

During T2

- ALE goes low
- Address I removed from ADZ-ADD
- AS RD goes low, data appears on ADZ-ADO. During T3
- Data remains on ADZ-ADO till RD is low



Memory write

- This cycle is used to send one byte into the memory.
- It requires 3 T-States.

During Ti


- A15-As contains the higher byte of the address (PCH)
- As ALE is high. ADZ-ADO contains the lower byte of the address (PCL)
- Since it is a memory write operation, So goes high & s, goes low
- Since it is a memory operation IO/M goes low.

During T2

- -ALE goes low
- Address is removed from ADZ-ADO.
- Data appears on AD7 AD0 & WR goes low.

During T3

- Data remains on ADZ-ADO till WR is IOW.



11:

IO Read This cycle is used to fetch one byte from an IO port. It requires 3 T-states. During Ti - The lower & bits of the IO port address are duplicated into the higher order address bus A15-A8. - AS ALE is high ADZ-ADO contains the lower byte of the address - Since it is a read operation of goes high & so goes low. - Since it is an IO operation IO/M goes high. During T2 -ALE goes low. - Address is removed from ADZ-ADO. - As RD goes low, data appears on AD7-AD0. Durzing T3 - Data remains on ADZ-ADD till RD is low. T_1 T_2 T_3

		2 W			
Clock					
A15-A8	Χ	510 Addreek		h. A	T is t
AQ-AD	V IO Address	<u>}{</u>	Data		1 JA
ALE					$\mathbf{F}(\mathbf{r}) = \mathbf{c}^{-\frac{1}{2}} \mathbf{c}^{-\frac{1}{2}}$
	-/ _				e_{i}^{\pm}
۲٥/W					16 - 1 6
5,		b e	r, T		
S _o ,		1			
٩D					· 6.
WR					
				5	

10 write . This cycle is used to send one byte into an IO port. - It requires 3. Tistates. During TI - The lower 8 bits of the IO port address are duplicated into the higher order address bus A15-A8. - As ALE is high ADZ-ADO contains the lower byte of the address - Since it is an IO write cycle, so goes high & S. goes low. - Since it is an IO operation, IO/M goes high: During T2 - ALE goes Low - Address is removed from ADZ-ADO - Data appears on ADZ-ADO & WR goes low. During T3 - Data remains on ADZ-ADO till RD is low. T ha -T2 T3 Clock I10 A15-A8 Addrees J/O Address ADy-ADo Data ALE S, So RD WP

Timing Dragizan for 8085 instructions

MV1 B, 25H

opcode Fetch -> 4 T-states Memory Read -> 3 T-states

LX1 B, 2000H

opcode fetch \rightarrow 4 T-states Memory Read \rightarrow 3 T-states

Memory Read -> 3 T- States

LDA 2000H

Opcode Fetch -> 4 T-States Memory Read -> 3 T-States Memory Read -> 3 T-States Memory Read -> 3 T-States

MOV B, C

opcode fetch -> 4 T-states

INR M


opcode fetch -) 4 T-states Memory Read -) 3 Ti-states Memory write -) 3 T-states

OUT SOH

opcode Fetch -> 4 T-states memony Read -> 3 T-states I/O WRITE -> 3 T-states


Counter

- A counter is designed simply by loading an appropriate number into one of the registers & using the INR (Increment by one) on the DCR (Decrement by one) instructions.
- A loop is established to update the count.
- Each Cound is checked to determine whether it has reached the final number, if not, the loop is repeated.



Time Delay

- The procedure used to design a specific delay is similar to that used to set up a counter.
- A register is loaded with a number, depending on the time delay required, and then the register is decremented until it reaches zero by setting up a loop with a conditional jump instruction.
- The loop causes the delay, depending upon the clock period of the system.



Time Delay Using one Register

- A count is loaded in a register, and we can use a loop to produce a certain amount of time delay in a program.

Delay:	MVJ B, 8 bit Count	7 T-States
L00p :	DCR B	4 T-States
	JNZ Loop	10/7 T-States

Total no. of T-States = T-states outside the loop + T-states of the loop

- conditional jump instruction needs LOT-states when it jumps or true & it needs 7 T-states when false or exit the loop.

- If clock frequency 15 2MHz, clock time period T = 1/2 MHZ = 0.5 rejection one T-State = 0.5 rejection

- Time required to execute MVI instruction: 7 T-state = 7 × 0.5 µsec = 3.5 µsec

- Max count can be FFHile (255)10.

- Time delay in the loop is (4T+10T) × (255-1)+(4T+7T) (It is true for 254 times & false once)

.". Total time delay = 3.5 + 1778 + 5.5 = 1787 MSEC

Time Delay using a Register pair

Delay ! LXI B, 16 bit count; Load Bc with 16 bit count; 10T Loop ! DCX B; Decrement Bc by one; 6T MOV A, C; place contents of C in A; 4T DRA B; OR B with C; 4T JNZ LOOP; JOP ; JT result =0, jump back to loop; 10/7T

- Time delay of LXI instruction: 10T = 10×0.5 = 5 usec - Maximum count can be FFFFH i.e. (65535)10.

- Time delay of the loop : (6+4+4+10) T × 65534 + (6+4+4+7) T

= 24 T × 65534 + 21 T

= 24 × 0.5 × 65534 + 21 × 0.5

= 786408 + 10.5 = 786918.5 usec

.: Total Time Delay = 5+786418.5= 786423.5 user = 786.423 ms

Time Delay using a LOOP within a loop

;7T MVI B, count 1; move count 1 to B ;71 LOOP 2: MVI C, Count 2 ; move count 2 to C ; Decrement Content of C by 1 ; 4T LOOPS; DCR C JNZ LOOP1 ; If result = 0; jump back to Loop1; 10/7T ; Decrement content of B by 1 ; 4T DCR 'B ; If regult =0; jump back to loop2; 10/7T JNZ WOP2 Time Delay of MVIB instruction: 7T = 7x0.5 = 3.5 usec Maximum count can'be FF. So countinax = Countinax = FF - Time Delay of Loop1 ; (0+4) Tx 254 + (4+7) T. = 14×0.5×254 + 11×0.5 = 1783.5 MSEC - Time Delay of 600p2: 255 [Twop1 + 21 T] - 3T = 255 [1783.5 + 21 × 0.5] - 3 × 0.5 = 255 × 1794 - 1.5 = 457471.5 MSEC Total Time Delay _ Time of LOOP 2 + 3.5 usec - 457471.5 + 3.5 = 457475 usec = 457.475 msec

Note

Using NOP instruction !-

AT-State = 4x0.5 MSec = 2 MSec

Assembly Language Programming of 8085

exi: place 5C in register B. MVI B. 5C [5C is moved to register B] HLT [stop]

ex2: Place 05 in the accumulator. Increment it by one & store the result in the location 2050 H Program

	A, 05	[05 is moved to A, A < 05]
INR	A	[Increment the content of A by 1]
STA	2050 H	[Storre content of A in 2050H]
HLT		[Halt /stop]

ex3: Addition of two 8-bit numbers, Bum & bit

Add 49H & 56H

The 1st number 49H is in the memory location 2501H The 2nd number 56H is in the memory location 2502H The result is to be stored in the memory location 2503H

Program

LXI H,2051 H	[H-L Pair - 2051]
MOV A, M	[move content of M to A]
INX H	[Increment content of H-L pair]
ADD M	[Add content of M & A]
STA 2503 H	[Storie content of A in 25037]
HLT	[Halt (Stop)]
	- A

ex4! Write a priogram or ALP to subtract two 8-bit number. 1st number is in 2501H, 2nd number is in 2502H & Store the result in 2503H.

Program

LXI	H, 2501 H	[H-L ← 2501]
Mov	А, М	[move content of M to A]
INX	н	[H-L pair incremented by 1]
SUB	М	[Subtract content of M From A]
INX	н	[Increment HL pair by 1]
MOV	Μ, Α	[Store content of A in M]
HLT		[Halt ISTOP]

1st number → 2501, 2nd number → 2502, result → 2503,2504

1 6

program

	LX5 H,2501 H	[H-L < 2501]
	MVJ C,00.	[move oo into C]
	MOV A, M	[move content of M to A]
	INX H	[H-L pair incremented by one]
	ADD M	[Add content of A & M]
	JNC AHEAD	[If no carry then go to AHEAD]
	INR C	[Inchement content of 'c'by one]
AHEAD	STA 2503 H	[Store content of A in 2503]
	MOV A, C	[move content of c to A]
	STA 2504 H	[Store content of A to 2504]
	HLT	[Halt]

ex6: Write an Assembly Language program to compare two 8 bit data AL DES Storred in 3001 & 3002. Storre the smaller number in 3003.

Program

LXI H 3001	[HL - 3001]
mov A, M	[move content of m to A]
TNX H	[Increment H-L pair by]]
CMP M	[A-m]
JC SKIP	[Jump if Carny=1]
MOV A, M	[move content of m to A]
SKIP: INX H	[Increment H-L pair by 1]
MOV, M, A	[move content of A to M]
HLT	[Stop/Hait]

ex 7 : Decimal addition of two 8-bit numbers, sum is 16 bit. A. . - - -

Program	LXI H, 2501 H	[H-L ← 2.501H]
	MV1 C,00	[c < 00]
E.	MOV A, M	$[A \leftarrow M, [HL]]$
e.	IN'X H	[H-L & H-L+1 i.e 2502H]
	ADD M	[Add content of A& M]
	DAA	[Decimal Adjust Accumulator]
	JNC AHEAD	[If carry = 0, go to AHEAD]
ţ.	INRC	[Increment C]
a Na n	STA 2503H	[Store accumular into 2503H]
	MOV A, C	[move C to A]
	STA 2504H	[Store A into 2504H]
	HLT	[Halt]

ex 8 :	Find	oneis	comple	ment	of an	8-bit number.
Progra	<u>a</u> m	x	LDA	250	ын	[Storce the content of 2501 in A]
			CMA			[complement the content of A]
			STA	2502	LH	[Store the content of A in 2502]
			HLT			[Halt]

exq: Find two's complement of an 8-bit number.

ProgramLDA2501 H[load A: with content of 2501]CMAComplement the content of A]INRA[Increment the content of A]STA2502 H[Store the content of A in 2502]HLT[Halt]


ex 10 : write a program to find the largest number in a data Array.


program

1000-		
	LXI H, 2500H	[H-L pair 6 2500]
	MOV C, M	(count) [Move the content of M in C]
	INX H	[Increment H-L pair]
3 J	MOV A, M	(move content of M to A]
	DCRC	[Decrement the content of C]
Loop :	INXH	[Increment HL pairs]
	CMP M	[compair M with A]
	JNC AHEAD	[JUMP AHEAD OF NO CARRY]
	MOV A, M	[move the content of M to A]
AHEAD .	DER C	[Decrement the content of C]
2 44	JNZ LUOP	[Jump Loop if regult snot o]
	STA 2450	[store content of A in 2450]
	HLT	[Halt]

Memory Interfacing

The address of a memory location or an I/o device is sent out by the microprocessor. The corresponding memory chip or I/o device is selected by a decoding circuit.






G1,G2A,G2B are enable Brgnals.

- To enable the chip, Gi should be high, and GZA and GZB Should be low. A, B and C are select lines.
- By applying proper logic to select lines any one of the outputs can be selected.
- Mo, Yi ... Yz are 8 output lines. An output lines goes low when it is selected other output lines remain high.

Decoder output	memory device	memory location address
Yo	EPROM 1	0000 to 1FFF
Υ,	EPROM 2	2000 to 3FFF
Y2	RAM 1	4000 to 5FFF
Y 3	RAM 2 .	6000 to 7FFF
Чq	RAM 3	8000 to 9FFF
Y5	RAM 4	A000 to BFFF
YG	RAM 5	COOD to DFFF
Y ₁	RAM 6	EDOD tO FFFF

- The entire memory address has been divided into 8 zones. - Address lines A15, A19 & A13 have been applied to the select lines A, B and C. other address lines Ao, A, Az,... and A12 go directly to memory chip




- As the address of an I/o device is of 8 bits, only A15-A8 lines of address bus are used for I/o addressing.

- The address lines As, Aq & Aio have been applied to select lines A, B & C of the chip. The address lines AII - AIS are applied to G2B through a NANID gate.
- G2B becomes low only when all address lines A ... A15 are 1.

A15	AIA	Ais	A12	Aıı	Aio	A	9 As	selected 0/p lines	Contresponding Addrees	I/O Device
 1	1	J	1	١	0	0	υ	Yo	F8	Input Device 1
,	1	1	1	I	O	0	1	Υ,	F9	Input Device 2
1	,			,	0	1	0	Y2	FA	Input Device 3
ļ	l	1	I	J		י ד		Y3	FB	output Device 1
ļ	Ι	١	1	I	0	I	1	-	re	output Device 2
١	ļ	١	1	١	١	Ο	0	Y4	FC	,
١	4	T	I	ĩ	۱	Ø	1	Y5	FD	output Device 3
, \	١	{	1	l.	l	۱	0	Y ₆	FE	Unused
١	١	l	l	١	ι	ι	1	Y ₇	FF	unused

Programmable peripheral Interface 8255

- The intel \$255 is a programmable peripheral interface. - Its main functions are to interface peripheral devices to the microcomputer.
- It has three 8-bit ports, namely port A, port B & port C. The port C has been further devided into two of 4-bit ports, i.e port C upper & port C lower.



- The ports are divided into two groups i.e Group A & Group B.
- Port B& CLOWER.

- Each port can be programmed lether as an input port or output port.


Chip Select (CS)

A low on this input selects the chip and enables the communication between the 8255 & the CPU.

RD (Read)

when this signal is low 8255 sends out data or status thus information to the CPU on the data bus. \overline{WR} (write)

A low on this input pin enables the CPU to write data or control words into the 8255.



A, AD

The selectron of ports & control word register is done using Ao & AI in conjunction with RD & WR.

A ,	Au	RD	WP		
0	Ο	0	١	0	port A -> Data bus
O	1	0	١	0	Dort B -> Data bus
1	0	0		0	port C -> Data bus control word -> Data bus

output operation

Α,	A 0	бD	WR	<u>c</u> s	
σ	0	١	0	0	Databul -> port A
0	1	1	0	0	Data bus -> port B
۱ ۱	0		0	0	Data bus -> port A Data bus -> port B Data bus -> port C Data bus -> control word

RESET

A high on this input pin clears the continul register & all ports (A, B, C) are intidlized to input mode. This is connected to RESET OUT of microprocessor.

Port A, B, C

- These are 8-bit input/output porct.

- They have one shift data output latch/buffer & one s-bif input latch.

Group A & Group B control

- The functional configuration of each port is programmed by the system software.
- The control worlds given by the CPU, configure the associated ports of the each of the two groups.

- The control words contains information like mode set reset etc that initializes the functional configuration of 8255.
- Control word is written into the control register by the CPU of the microprocessor.
- No read operation is associated with it.

Data Bus Buffer

- It is an 8-bit buffer used to interface the chip to the System data bus.
 - Data is transmitted or neceived by the buffer upon execution of IN or OUT instructions by the the CPU.

Read/write Control Logic

- Its function is to control the internal operation of the device and to control the transfer of data & control or status word.
- It accepts inputs from the CPU address & Control buses and in turn issues commands to both the Control groups.

Operating modes of 8255

8255 has 3 modes of operation:-

- (1) Mode 0 Simple input/output
- (ii) mode 1 Stoobed input/output
- (iii) mode 2 Bidirectional port.

Control word

Control word Bits -> The second secon


- Bit NO. 0: It is for port Clower. To make port Clower an input port, the bit is set to 1 & to make output port, bit is set to 0.
- Bit NO.1: It is for port B. To make part B an input port, the bit is Set to 1 & To make output port, the bit is set to 0.
- Bit No.2: It is for the selection of the mode for the port B. If the port B has to operate in mode 0, the bit is set to 0. For mode 1 operation of the port B, it is set to 1.
- Bit NO.3 !. It is for the port Cupper. To make port Cupper an input port, the bit is set to 1 & to make output port, bit is set to 0.
- Bit NU.4 !- It is forz port A. To make port A an input port, the bit is set to 1 & to make port A an output port, bit is set to 0.
- Bit NO 5 & G :- These bits are to define the openating mode of the port A.

Bit No. 6	Bit No. 5	mode of porch A
0	0	mode D
U	ł	mode 1
0	0/1	mode 2
		a',) ,

Bit NO.7: - It is set to 1 if port A, B & C are defined, as input/output port. It is set to 0 if the individual pins of the port C are to be set or reset.

Traffic Light Controller

8255 is used to connect between microprocessor & output or input devices.



Porct A (PA) → 08 Porct B (PB) → 09 Porct C (PC) → 0A Control word register → 0B

- All ports of 8255 have been programmed as output ports because LEDs are output of microprocessor.
- The control word to make all ports output ports in mode O operation is 80H (10000000).
- Positive logic has been used to switch on LEDS.
- (i) Red light -> Does not allow crossing
- (i) Yellow Light -> To make alert
- (iii) Graen light -> Allow Crossing

- Delay I & Delay II are two subroutine used.
- Subrowtine is a program which can be used several times in many program & can be called whenever required. Program

MV] A,80H	
OUT OB	[OB < 80, select each port as output]
AGAIN: MVI A, OIH	
OUT 09	[09 for port B, PB < 01, Red ON]
DUT 08	[08 for port A, PA < OI, Red ON]
MV1 A,44 H	
DUT OA	[OA for porte, PC < 44, Green ON]
CALL DELAY 1	[DELAY I for time delay]
MVI A, 22H	
OUT OA	[Port C < 22, Yellow ON for east, west]
MVI A,02H	
OUT 09	[PORTB < 02, Yellow ON for south]
007 08	[PORTA < 02, YELLOW ON FOR NORTH]
CALL DELAY I	
MVI A, IIH	
OUT OA	[PORT C < 11, Red ON for east, west]
MVI A,04 H	
OUT 08	[PORTAK 04, CIRCEN ON for North]
OUT 09	[Port B < 04, Green ON for South]
CALL DELAY I	
MVI A, 22H	
OUT OA	[Port c < 22, Yellow for east, west]

WVIN	4,02H	
OUT	09	[Port B < 02, Yellow ON for South]
OUT	08	[PORTA < 02, Yellow ON for North]
CALL C	DELAY II	
JMP	AGAIN	[Repeat for next cycle]

Delay Program or Subroutine

DELAY I : MVI B, 20 H	[B ← 20 H]	
LOOPI: MVI C, FFH	[C < FFH]	
LOOP 2 '. MVI D, FF H	[D & FFH]	
LOOP 3: DCR D		
JNZ LOOP3	[continue for 255 times]	
DCRC		
JNZ LOOP 2	[continue for 255 times]	
DCR B		
JNZ LOOP1	[continue for 32 times]	
RET	[Return to instruction after call, when finished]	
	Carr, when your of	

DELAY II: MVJ B, IOH JMP 600P1 [100P1 of DELATI program]

- DELAY I is same as DELAY I with LOOP-1 continue for 16 times where as DELAY-I's LOOPI continue for 32 times.

- DELAY I & DELAY II are fine delay subroutine used for hold the traffic light for some time.